Advantech PCI-1730 User Manual Page 46

  • Download
  • Add to my manuals
  • Print
  • Page
    / 54
  • Table of contents
  • BOOKMARKS
  • Rated. / 5. Based on customer reviews
Page view 45
PCI-1730/1733/1734 User Manual 38
C.1 Overview
The most important consideration in programming the PCI-1730/1733/1734 at the
register level is to understand the function of the card's registers. The information in
the following sections is provided only for users who would like to do their own low-
level programming.
C.2 I/O Port Address Map
The PCI-1730/1733/1734 requires 16 consecutive addresses in the PC's I/O space.
The address of each register is specified as an offset from the card's base address.
For example, BASE+0 is the card's base address and BASE+6 is the base address
plus six bytes. The table C-1 shows the function of each register of the PCI-1730/
1733/1734 or driver and its address relative to the card's base address.
Base Addr.
+HEX
76543210
0H R Isolated Digital Input
IDI7 IDI6 IDI5 IDI4 IDI3 IDI2 IDI1 IDI0
W Isolated Digital Output
IDO7 IDO6 IDO5 IDO4 IDO3 IDO2 IDO1 IDO0
01H R Isolated Digital Input
IDI15 IDI14 IDI13 IDI12 IDI11 IDI10 IDI9 IDI8
W Isolated Digital Output
IDO15 IDO14 IDO13 IDO12 IDO11 IDO10 IDO9 IDO8
02H R Digital Input
DI7 DI6 DI5 DI4 DI3 DI2 DI1 DI0
W Digital Output
DO7 DO6 DO5 DO4 DO3 DO2 DO1 DO0
03H R Digital Input
DI15 DI14 DI13 DI12 DI11 DI10 DI9 DI8
W Digital Output
DO15 DO14 DO13 DO12 DO11 DO10 DO9 DO8
04H R Board ID Register
BD3 BD2 BD1 BD0
08H R Interrupt Enable Status
DI1EN DI0EN IDI1EN IDI0EN
W Interrupt Enable Register
DI1EN DI0EN IDI1EN IDI0EN
0CH R Interrupt Triggering Status
DI1RF DI0RF IDI1RF IDI0RF
W Interrupt Triggering Register
DI1RF DI0RF IDI1RF IDI0RF
10H R Interrupt Flag
DI1F DI0F IDI1F IDI0F
W Interrupt Clear Register
DI1CLR DI0CLR IDI1CL
R
IDI0CL
R
Page view 45
1 2 ... 41 42 43 44 45 46 47 48 49 50 51 52 53 54

Comments to this Manuals

No comments